The three-level neutral-point-clamped (3L-NPC) converter is a promising multilevel topology in the application of mega-watts wind power generation system. However, the growing requirements by grid codes may impose high stress and even give reliability problem to this converter topology. This paper investigates the loss and thermal performances of a 10 MW 3L-NPC wind power inverter undergoing Low Voltage Ride Through (LVRT) operation. A series of new space vector modulation methods are then proposed to relocate the thermal loading among the power switching devices. It is concluded that, with the proposed modulation methods, the thermal distribution in the 3L-NPC wind power inverter undergoing LVRT becomes more equal, and the junction temperature of the most stressed devices can be also relieved. Also the control ability of DC-bus neutral point potential, which is one of the crucial considerations for the 3L-NPC converter, is not compromised by the proposed modulation methods.
INTRODUCTION
The European Union is committed to source 20% of its energy from renewables by 2020 [1] . As the most promising candidate, the wind energy production integrated into the power grid is booming all over the world. Meanwhile, the power capacity of a single wind turbine is increasing continuously to reduce the price pr. produced kWh, as the cutting-edge achievement, 7 MW offshore wind turbines have already been presented on the market [2] - [4] . Consequently, due to much more significant impacts to the power grid after a failure or disconnection than ever before, the wind power generation system is required to be more reliable and able to withstand grid disturbances. The Transmission System Operators (TSO) have issued stricter Low Voltage Ride Through (LVRT) grid codes [6] , moreover, it is becoming a need that the wind power generation system should also provide reactive current (up to 100% rated current capacity of converter) to contribute to the grid recovery when LVRT is present [7] . A lot of work has been done related to the control of the wind power converter to satisfy the grid codes during LVRT [8] , [9] . However, the loss and thermal performances under this condition, especially when using MW full-scale power converters, are important and interesting topics needed to be clarified.
It is expected that 10 MW wind turbines with PMSG and full-scale power converter will be the next long-term target to be conquered according to the technology trends [2] - [5] . In most cases, the multi-level converter topologies will be demanded to handle such a high power with medium voltage ratings [10] - [15] . As the most commercialized multilevel converter [12] - [16] , three-level neutral-point-clamped (3L-NPC) topology seems to be a promising candidate for the 10 MW full-scale wind power converter [16] - [18] , as shown in Fig. 1 , where T out is the outer switch, D out is the outer freewheeling diode, T in is the inner switch, D in is the inner freewheeling diode, D npc is the clamping diode. One drawback of 3L-NPC converter is the unequal loss distribution among the inner switches T in and D in , the outer switches T out /D out and the neutral point clamped (NPC) diodes D npc , as indicated in Fig. 1 . The inefficient and unequal utilization of power devices may limit the maximum achievable power, switching frequency and reliability of the whole converter system. Some works are proposed to improve this drawback with two-level modulation at lower modulation index [20] or active neutral point clamped (NPC) switches [13] - [15] . But they have the disadvantages of either poorer control ability of neutral point potential or extra power switching devices. The problems of 3L-NPC converter may raise the uncertainty and restrict the availability of this converter topology in the application of wind turbines.
In this paper, the loss and thermal distribution among the power semiconductors of three-level neutral-point-clamped (3L-NPC) inverter are first investigated, the analysis is focusing on the application of 10 MW wind turbines which is undergoing the low voltage ride through (LVRT) condition. Afterwards a series of new space-vector-modulation sequences which aim to reduce the stress of the "hottest" power devices and more equal thermal distribution are proposed. The neutral point (NP) potential control performances for the proposed modulation methods are also evaluated.
II. THERMAL DISTRIBUTIONS OF 3L-NPC INVERTER UNDER LVRT
A 10 MW medium-voltage 3L-NPC wind power inverter is basically designed for a case study. As summarized in Table I , all of the power devices have the commutated voltage of 2.8 kV in order to utilize the dominant 4.5 kV high-power semiconductors available on the market, and the rated DC bus voltage can be determined at 5.6 kV. Normal continuous Space Vector Modulation (SVM) method for 3L-NPC converter is applied and the carrier frequency is typically designed to be 800 Hz in order to get an acceptable switching loss in the power devices. The output filter inductance is designed to limit the maximum current ripple to 25% of the rated current amplitude, and the filter capacitance is not taken into account. For simplicity of analysis and keep the analysis focus on the power loss and thermal behavior of the power semiconductors, the power grid is considered as three ideal AC voltage sources, the DC bus capacitance is assumed high, and the transformers are assumed ideal.
The simulations are carried out based on PLECS Blockset in Simulink software [21] , press-pack IGCT 5SHY 40L4511 from ABB (commutated voltage 2.8 kV/ maximum 3.6 kA, optimized for medium frequency switching) and freewheeling diodes 5SDF 10H4503 (2.8 kV/ maximum 4 kA, recommended by the manufacturer) are chosen as the switching devices in this case study. Table I . Parameters of a 10 MW 3L-NPC wind power inverter for case study (rated condition).
As an extreme example, the inverter is set under the LVRT condition, when the grid voltage dips to 0.05 p.u. providing 100% rated reactive current to the power grid according to [7] . Because of the action of a DC bus chopper, the DC bus voltage during LVRT is assumed to be maintained at 10% higher than the rated value. The simulation output of the 3L-NPC inverter with normal Space Vector Modulation (SVM) sequence in two fundamental cycles is shown in Fig. 2 . It can be seen that the output features of the converter during LVRT are quite different from the normal operation: the zero voltage level has longer dwelling time compared to the positive and negative voltage levels because of relative lower modulation index. The phase current lags 90 degree to the grid phase voltage because the inverter achieves 100% rated reactive current injection (1.75 kA rms) into the power grid. When the operating condition for 3L-NPC wind power inverter is settled, the loss model can be applied based on the current and voltage information in the power devices. Afterwards the thermal model is applied to the loss dissipation, and junction temperature of each power device in 3L-NPC inverter can thereby be acquired. The loss model shares the same idea as in [22] , which is a commonly accepted method for the loss evaluation of power semiconductor devices. The thermal models of a single switch and clamping diode are indicated in Fig. 3 [23] , [24] , in which the thermal impedance from junction to case Z (j-c) is modeled as a four-layers Foster RC network, as shown in Fig. 4 . Each of the thermal parameters can be found from the manufacturer datasheets and they are summarized in Table II , where the thermal resistance R th will decide the steady state level of junction temperature, and the thermal capacitance (with time constant τ) will decide the dynamic performance of the junction temperature. It is noted that the Foster thermal network will be automatically transferred to the equivalent Cauer RC network in PLECS for the convenience of extending thermal impedance from case to ambient [21] . Due to the normally large thermal capacitance, the heat sink temperature is set to be 60 ℃ and considered constant during the converter operation. The steady state average mean junction temperature of each power device can be calculated as follows according to [23] : 
T jIGCT/Diode and P IGCT/Diode represent the junction temperature and the total loss in a single IGCT or diode respectively, T H is the heat sink temperature, R th(j-c) is the thermal resistance of IGCT or Diode from junction to case, R th(c-h) is the thermal resistance of IGCT or Diode from case to heat sink.
The junction temperature distribution for each power device with relation to the grid voltage is shown in Fig. 5 , in which the situations that the inverter needs to provide 100% rated reactive current are indicated. It can be seen that the thermal distribution of 3L-NPC inverter under LVRT is quite unequal and inefficient: as the "hottest" power devices, the NPC diodes D npc and inner switch T in has 15 K to 25 K higher junction temperatures than the average level of all power devices at around 80 ℃. While the most "cold" device D in is barely loaded and has up to 40 K lower junction temperature than the "hottest" device D npc . The extreme unequal thermal distribution happens when the grid voltage dips close to zero. It is obvious that the thermal optimization target for 3L-NPC wind power inverter under LVRT is to reduce the junction temperature in the NPC diodes D npc and the inner switch T in , while at the same time to achieve a more equal junction temperature distribution.
The loss distribution of the clamping diode D npc and inner switch T in in 3L-NPC inverter when grid voltage dips to 0.05, 0.2, 0.35 and 0.5 p.u. is shown in Fig. 6 (a) and Fig. 6 (b) . It can be seen that the conduction loss in the NPC diode is slightly more dominant while the switching loss in T in is more dominant. Referring to the switching process of the 3L-NPC converter [19] , the thermal stress in D npc and T in will be effectively relieved by reducing the dwelling time of zero voltage level (reduced conduction loss) and reducing the commutations involving zero voltage level (reduced switching loss).
When implementing the space vector modulation for 3L-NPC inverter, the reference vector under extreme LVRT is mainly located in the inner hexagon of space vector diagram. In this special area, there are one or two redundancies for each of the switching state. The switching state redundancy enables quite a lot of possibilities to arrange the "three-nearest" state vectors -it is possible that some of the state vectors sequence could modify the loss distribution and achieve the thermal optimization target for the 3L-NPC wind power inverter under LVRT.
III. GENERATION METHOD FOR SPACE VECTOR MODULATION SEQUENCES
For simplicity, the sequence generation method is demonstrated only based on sector I (0-60 degree) in the space vector diagram for 3L-NPC converter, and other sectors will share similar analysis. The detailed information of sector I is shown in Fig. 7 , in which each of the state vectors group and sub-regions (A-D) are illustrated. As mentioned before, the voltage reference vector V ref in this sector mainly locates in region A under extreme LVRT condition. The reference can be synthesized by the three nearest state vectors: one from the redundant short vectors group 211/100 (red), one from the other redundant short vectors group 221/110 (blue) and one from the redundant zero vectors group 000/111/222 (black). The numbering "2", "1", "0" of the state vectors represent that a certain phase is connected by the converter to the positive DC bus, the neutral point and the negative DC bus respectively [19] , [25] - [28] .
It is interesting that when using all of the state vectors including the redundant ones in region A to synthesize the reference vector V ref , the sequence arrangement is unique if the least switching process and symmetric pulses for each phase are realized, as shown in Fig. 8 . All of the state vectors in region A are visited without unnecessary switching processes and abrupt voltage level changes. Output voltage level in each phase gradually change from negative to zero and then from zero to positive (reverse fashion is from positive to zero and then to negative). Other applicable modulation sequences can be generated by eliminating some redundant state vectors in the "complete" vector sequence [29] .
However, the sequence generation method must follow two criteria:
I. At least one state vector from each of the "three nearest" redundant vectors group has to be used in order to synthesize the desired reference voltage.
II. The state vectors have to be arranged in reverse fashion over one carrier cycle in order to smoothly connect with the succeeded vector sequence without extra switching processes.
An example of this vector sequence generation method is demonstrated in Fig. 9 , in which the most commonly used SVM sequence (normal) for 3L-NPC converters in the region A1 (0-30 degree) and region A2 (30-60 degree) of sector I are generated. The grey blocks indicate the eliminated redundant state vectors, and the two sequence generation criteria are satisfied.
IV. THERMAL REDISTRIBUTED MODULATIONS FOR 3L-NPC
INVERTER UNDER LVRT
Basic principles
As mentioned before, the thermal optimized modulation target is to reduce the dwelling time of zero voltage level or decrease the commutations involving zero voltage level. Based on the proposed modulation sequence generation method, a series special modulation sequences are of interest: In order to reduce the output time for zero voltage level of 3L-NPC inverter during LVRT, one effective way is to reduce the activating time for the zero state vector "111" (because vector 111 outputs zero voltage level for all of the three phases). Fig. 10 (a) indicates a special modulation sequence which allocates the "complete" sequence of Fig. 8 within two switching cycles, it is called Optimized sequence 1 (O1) for convenience. Compared to the normal SVM sequence in Fig. 9 , the output time for zero vector 111 in O1 sequence is reduced and partly replaced by the equivalent zero state vectors 000 and 222. The output waveforms of the O1 sequence are shown in Fig 10 (b) , it can be seen that the output voltage of this modulation sequence alternates between positive, zero, negative voltage levels within neighboring switching cycles, which is quite different from the traditional three-level output pattern of 3L-NPC converter as indicated in Fig. 2 . But the amplitude and phase angle of the load current is kept unchanged.
Another direct and basic idea is trying to avoid using the state vector "111" based on the "complete" sequence, as shown in Fig. 10 (c) which is called Optimized sequence 2 (O2) for convenience. It can be seen that the sequence generation criteria are satisfied and the zero state vectors 111 are totally replaced by the equivalent state vectors 000 and 222. The output waveforms of the O2 sequence are shown in Fig. 10 (d) , in which the widths of both positive and negative output voltage pulses are expanded compared to the O1 sequence -that means further reduced dwelling time for zero voltage level.
In order to reduce the commutations involving zero voltage level, the third modulation sequence is generated in Fig. 10 (e) , Table III 
Neutral point potential control method
In respect to the Neutral Point (NP) potential, the used state vectors and their neutral point current in sector I-III for each of the optimized sequence are summarized in Table III . It can be seen that all of the proposed sequences utilize the short vectors, which have zero accumulated NP current i NP over a switching cycle. The difference among the three optimized sequences is only for the zero vectors which have no impacts to the neutral point current. Therefore the positive and negative DC bus can naturally be balanced without any active methods even under some adverse load conditions (e.g. unbalance). Because all of the short vectors disturbing the NP potential will be naturally compensated within one switching cycle, it is expected that the NP potential control ability of all the proposed modulation sequences should be better than the normal SVM sequence [25] , as shown in Table III , where only one short vector can be compensated within a switching cycle.
Loss and thermal performances
The loss distributions of the 3L-NPC wind power converter under LVRT when utilizing the normal and optimized vector sequences are compared in Fig. 11 (a) , where Dcon and Tcon are the conduction loss in diode and IGCT respectively, Dsw and Tsw are the switching loss in diode and IGCT respectively. The comparison of mean junction temperature distribution is shown in Fig. 11 (b) . It can be seen that, the optimized sequences O1, O2 and O3 all achieve the loss and thermal redistribution among the power devices, the stress of D npc and T in can be more or less relieved under LVRT operation. The mean junction temperature reduction in the most stressed device D npc and T in are estimated to be up to 12 K and 8 K respectively with O2 modulation method. And O3 sequence shows an advantage in reducing the stress in Tout and Dout.
The dynamic thermal performance of 3L-NPC wind power inverter which goes from normal operation to extreme LVRT and then back to normal operation can also be simulated. The junction temperature of each power device when applying different modulation methods during LVRT is shown in Fig. 12 . If the O1 and O2 modulation methods are applied, as shown in Fig. 12 (a) and Fig. 12 (b) , the maximum junction temperature in D npc and T in are both reduced compared to the normal modulation in Fig. 12 (a) . While the O3 modulation sequence shows more ability to reduce the junction temperature in T out and D out compared to O1 and O2 modulation methods. The junction temperature reduction in power switching devices may contribute to a life time extension of the converter according to e.g. the well known Coffin-Masson life time model [30] .
V. CONCLUSIONS
According to the investigations in this paper, the thermal optimization target for 3L-NPC wind power inverter under extreme LVRT is to reduce the junction temperature in the NPC diode and inner switch, which are the hottest power devices of the whole inverter system. By the proposed insight generation method for modulation sequence of 3L-NPC inverter, it is possible to develop a series of different thermal optimized modulation sequences. Compared to the normal modulation, the proposed thermal redistributed modulation sequences, which all enable full neutral point potential control ability, can effectively reduce the dwelling time or commutations involving zero voltage level output, achieving more equal thermal distribution and reliving the hottest power devices under extreme LVRT operation of 3L-NPC inverter. The proposed thermal optimized modulation methods are especially feasible during the LVRT operation, where the modulation index is relative low and more redundant switching states can be utilized.
It is noted that the thermal improvements by the proposed modulation methods during LVRT depend a lot on the design of heat sink system and used power switching devices, which may change the thermal distribution and the loading level in the most stressed devices.
